Dac for High Speed and Low Power Applications Using Abacus

نویسنده

  • Shankarayya G. Kambalimath
چکیده

This paper proposes a Chinese Abacus Digital-to-Analog Converter (DAC) for high speed and low power applications like audio and video applications. This circuit of DAC uses resister strings to get a good analog output. The designed DAC uses the algorithm of abacus. Instead of using binary code, here we use abacus code to control the switches. So the complexity and the area will be reduced automatically. The 8-bit DAC is comprised of 12 resistors and 24 NMOS switches. The 8-bit Abacus resistor DAC requires 12 resistors and 24 switches. The 8-bit resistor-string DAC requires 255 resistors and 256 switches. The most important advantages are that the numbers of both resistors and switches are all reduced effectively. The simulation environment uses 1 μm process technology.

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

منابع مشابه

A 12 bit 76MS/s SAR ADC with a Capacitor Merged Technique in 0.18µm CMOS Technology

A new high-resolution and high-speed fully differential Successive Approximation Register (SAR) Analog to Digital Converter (ADC) based on Capacitor Merged Technique is presented in this paper. The main purposes of the proposed idea are to achieve high-resolution and high-speed SAR ADC simultaneously as well. It is noteworthy that, exerting the suggested method the total capacitance and the rat...

متن کامل

DAC Topologies for GSM ΣΔ Modulators

Multi-bit ΣΔ modulators have become the preferred option for high performance, low power cellular GSM applications. When using multi-bit quantization, modulator performance becomes extremely sensitive to the internal digital-to-analog converter (DAC) non-linearity. DAC designs must fulfill linearity, power, and speed requirements for GSM while at the same time enabling dynamic element matching ...

متن کامل

Switched-Capacitor Dynamic Threshold PMOS (SC-DTPMOS) Transistor for High Speed Sub-threshold Applications

This work studies the effects of dynamic threshold design techniques on the speed and power of digital circuits. A new dynamic threshold transistor structure has been proposed to improve performances of digital circuits. The proposed switched-capacitor dynamic threshold PMOS (SC-DTPMOS) scheme employs a capacitor along with an NMOS switch in order to effectively reduce the threshold voltage of ...

متن کامل

Low-Power Architectures and Self-Calibration Techniques of DAC for SAR-ADC implementation

SAR-ADC is best suited for low power applications where power has a trade-off with speed. Use of redundant circuitry reduces the on chip area making it cost effective. DAC is one of the components of SAR-ADC that introduces error voltage due to mismatch and consumes large power other than comparator. Low power DAC architectures have been studied and analysed. To account for capacitor mismatch i...

متن کامل

A Low Power Full Adder Cell based on Carbon Nanotube FET for Arithmetic Units

In this paper, a full adder cell based on majority function using Carbon-Nanotube Field-Effect Transistor (CNFET) technology is presented. CNFETs possess considerable features that lead to their wide usage in digital circuits design. For the design of the cell input capacitors and inverters are used. These kinds of design method cause a high degree of regularity and simplicity. The proposed des...

متن کامل

ذخیره در منابع من


  با ذخیره ی این منبع در منابع من، دسترسی به آن را برای استفاده های بعدی آسان تر کنید

برای دانلود متن کامل این مقاله و بیش از 32 میلیون مقاله دیگر ابتدا ثبت نام کنید

ثبت نام

اگر عضو سایت هستید لطفا وارد حساب کاربری خود شوید

عنوان ژورنال:

دوره   شماره 

صفحات  -

تاریخ انتشار 2014